

Specified for V<sub>DD</sub> of 3 V to 5.5 V

AD7858: 15 mW ( $V_{DD} = 3 V$ )

Flexible Serial Interface:

AD7858L: 5.5 mW (V<sub>DD</sub> = 3 V)

8051/SPI/QSPI/µP Compatible

24-Pin DIP, SOIC and SSOP Packages

AD7858-200 kSPS; AD7858L-100 kSPS

System and Self-Calibration with Autocalibration on


**Eight Single-Ended or Four Pseudo-Differential Inputs** 

Automatic Power Down After Conversion (25 µW)

## 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC

### AD7858/AD7858L\*

### FUNCTIONAL BLOCK DIAGRAM



### APPLICATIONS

**FEATURES** 

Power-Up

Low Power

Battery-Powered Systems (Personal Digital Assistants, Medical Instruments, Mobile Communications) Pen Computers Instrumentation and Control Systems High Speed Modems

### **GENERAL DESCRIPTION**

The AD7858/AD7858L are high speed, low power, 12-bit ADCs that operate from a single 3 V or 5 V power supply, the AD7858 being optimized for speed and the AD7858L for low power. The ADC powers up with a set of default conditions at which time it can be operated as a read only ADC. The ADC contains self-calibration and system calibration options to ensure accurate operation over time and temperature and have a number of power-down options for low power applications. The part powers up with a set of default conditions and can operate as a read only ADC.

The AD7858 is capable of 200 kHz throughput rate while the AD7858L is capable of 100 kHz throughput rate. The input track-and-hold acquires a signal in 500 ns and features a pseudo-differential sampling scheme. The AD7858/AD7858L voltage range is 0 to  $V_{REF}$  with both straight binary and 2s complement output coding. Input signal range is to the supply and the part is capable of converting full power signals to 100 kHz.

CMOS construction ensures low power dissipation of typically 5.4 mW for normal operation and 3.6  $\mu$ W in power-down mode. The part is available in 24-pin, 0.3 inch-wide dual-in-line package (DIP), 24-lead small outline (SOIC) and 24-lead small shrink outline (SSOP) packages.

\*Patent pending. See page 33 for data sheet index.

### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### **PRODUCT HIGHLIGHTS**

1. Specified for 3 V and 5 V supplies.

- 2. Automatic calibration on power-up.
- 3. Flexible power management options including automatic powerdown after conversion.
- 4. Operates with reference voltages from 1.2 V to  $V_{DD}$ .
- 5. Analog input range from 0 V to  $V_{DD}$ .
- 6. Eight single-ended or four pseudo-differential input channels.
- 7. Self- and system calibration.
- 8. Versatile serial I/O port (SPI/QSPI/8051/µP).
- 9. Lower power version AD7858L.

© Analog Devices, Inc., 1995

# $\begin{array}{l} \textbf{AD7858/AD7858L} - \textbf{SPECIFICATIONS}^{1,\ 2} \\ \textbf{(AV_{DD} = DV_{DD} = +3.0 \ V \ to \ +5.5 \ V, \ REF_{IN}/REF_{OUT} = 2.5 \ V \ External \ Reference \ unless \ otherwise \ noted, \ f_{CLKIN} = 4 \ MHz \ (1.8 \ MHz \ B \ Grade \ (0^{\circ}C \ to \ +70^{\circ}C), \ 1 \ MHz \ A \ and \ B \ Grades \ (-40^{\circ}C \ to \ +85^{\circ}C) \ for \ L \ Version); \ f_{SAMPLE} = 200 \ \text{kHz} \ (AD7858), \ 100 \ \text{kHz} \ (AD7858L); \ SLEEP = Logic \ High; \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted.) \ Specifications \ in \ ( \ ) \ apply \ to \ the \ AD7858L. \end{array}$

Parameter	A Version <sup>1</sup>	B Version <sup>1</sup>	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE				
Signal to Noise + Distortion Ratio <sup>3</sup>	70	71	dB min	Typically SNR is 72 dB
(SNR)				$V_{IN}$ = 10 kHz Sine Wave, $f_{SAMPLE}$ = 200 kHz (100 kHz)
Total Harmonic Distortion (THD)	-78	-78	dB max	$V_{IN}$ = 10 kHz Sine Wave, $f_{SAMPLE}$ = 200 kHz (100 kHz)
Peak Harmonic or Spurious Noise	-78	-78	dB max	$V_{IN}$ = 10 kHz Sine Wave, $f_{SAMPLE}$ = 200 kHz (100 kHz)
Intermodulation Distortion (IMD)				
Second Order Terms	-78	-80	dB typ	fa = 9.983 kHz, fb = 10.05 kHz, $f_{SAMPLE}$ = 200 kHz (100 kHz)
Third Order Terms	-78	-80	dB typ	fa = 9.983 kHz, fb = 10.05 kHz, $f_{SAMPLE}$ = 200 kHz (100 kHz)
Channel-to-Channel Isolation	-90	-90	dB typ	$V_{IN} = 25 \text{ kHz}$
DC ACCURACY				Any Channel
Resolution	12	12	Bits	
Integral Nonlinearity	±1	±1	LSB max	2.5 V External Reference $V_{DD}$ = 3 V, $V_{DD}$ = 5 V (B Grade Only)
	±1	±0.5	LSB max	5 V External Reference $V_{DD}$ = 5 V
		(±1)	LSB max	(L Version, 5 V External Reference, $V_{DD}$ = 5 V)
	(±1)		LSB max	(L Version)
Differential Nonlinearity	±1	±1	LSB max	Guaranteed No Missed Codes to 12 Bits. 2.5 V External Reference $V_{DD}$ = 3 V, 5 V External Reference, $V_{DD}$ = 5 V
Total Unadjusted Error	±1	$\pm 1$	LSB typ	
Unipolar Offset Error	±5	±5	LSB max	Typically ±2 LSBs
-	±2.5	±2.5	LSB max	5 V External Reference, $V_{DD}$ = 5 V
	(±3)	(±3)	LSB max	(L Version)
	(±1.5)	(±1.5)	LSB max	(L Version, 5 V External Reference, $V_{DD}$ = 5 V)
Unipolar Offset Error Match	1.5	1.5	LSB max	
Positive Full-Scale Error	±3	±3	LSB max	
	±1.5	±1.5	LSB max	5 V External Reference, $V_{DD}$ = 5 V
Positive Full-Scale Error Match	1	1	LSB max	
ANALOG INPUT				
Input Voltage Ranges	0 to $V_{REF}$	0 to $V_{REF}$	Volts	i.e., $AIN(+) - AIN(-) = 0$ to $V_{REF}$ , $AIN(-)$ can be biased up but $AIN(+)$ cannot go below $AIN(-)$
Leakage Current	±1	±1	μA max	
Input Capacitance	20	20	pF typ	
REFERENCE INPUT/OUTPUT				
REF <sub>IN</sub> Input Voltage Range	2.3/V <sub>DD</sub>	2.3/V <sub>DD</sub>	V min/max	Functional from 1.2 V
Input Impedance	150	150	$k\Omega$ typ	
REF <sub>OUT</sub> Output Voltage	2.3/2.7	2.3/2.7	V min/max	
REF <sub>OUT</sub> Tempco	20	20	ppm/°C typ	
LOGIC INPUTS Input High Voltage, V <sub>INH</sub>	24	2.4	Vmin	$\Delta V = DV = 45 V to 55 V$
mput riigii voitage, v <sub>INH</sub>	2.4 2.1	2.4 2.1	V min V min	$AV_{DD} = DV_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$ $AV_{DD} = DV_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$
Input Low Voltage, V <sub>INL</sub>	0.8	0.8	V min V max	$AV_{DD} = DV_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$ $AV_{DD} = DV_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$
mput Low voltage, v <sub>INL</sub>	0.8	0.8	V max V max	$AV_{DD} = DV_{DD} = 4.5 \text{ v}$ to $3.5 \text{ v}$ $AV_{DD} = DV_{DD} = 3.0 \text{ V}$ to $3.6 \text{ V}$
Input Current, I <sub>IN</sub>	$\pm 10^{-0.0}$	0.0 ±10	uA max	$AV_{DD} - DV_{DD} - 5.0 V$ to 5.0 V Typically 10 nA, $V_{IN} = 0$ V or $V_{DD}$
Input Capacitance, C <sub>IN</sub> <sup>4</sup>	$10^{\pm 10}$	10	pF max	$\frac{1}{2} \frac{1}{2} \frac{1}$
	10		Pr mux	
LOGIC OUTPUTS				
Output High Voltage, V <sub>OH</sub>			<b>.</b>	$I_{SOURCE} = 200 \ \mu A$
	4	4	V min	$AV_{DD} = DV_{DD} = 4.5 V \text{ to } 5.5 V$
	2.4	2.4	V min	$AV_{DD} = DV_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$
Output Low Voltage, V <sub>OL</sub>	0.4	0.4	V max	$I_{SINK} = 0.8 \text{ mA}$
Floating-State Leakage Current	±10	±10	µA max	
Floating-State Output Capacitance <sup>4</sup> Output Coding	10 Straight (N	10 Iatural) Binary	pF max	
		Jucarary Dinary		
CONVERSION RATE				
Conversion Time	4.6 (18)	4.6	µs max	(L Versions Only, -40°C to +85°C, 1 MHz CLKIN)
		(10)	µs max	(L Versions Only, 0°C to +70°C, 1.8 MHz CLKIN)
Track/Hold Acquisition Time	0.4 (1)	0.4 (1)	µs min	(L Versions Only)

Parameter	A Version <sup>1</sup>	B Version <sup>1</sup>	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE				
AV <sub>DD</sub> , DV <sub>DD</sub>	+3.0/+5.5	+3.0/+5.5	V min/max	
I <sub>DD</sub>				
Normal Mode <sup>5</sup>	6 (1.9)	6 (1.9)	mA max	$AV_{DD} = DV_{DD} = 4.5 V$ to 5.5 V. Typically 4.5 mA (1.5)
	5.5 (1.9)	5.5 (1.9)	mA max	$AV_{DD} = DV_{DD} = 3.0 \text{ V to } 3.6 \text{ V}. \text{ Typically } 4.0 \text{ mA} (1.5 \text{ mA})$
Sleep Mode <sup>6</sup>				
With External Clock On	10	10	μA typ	Full Power Down. Power Management Bits in Control
				Register Set as $PMGT1 = 1$ , $PMGT0 = 0$
	400	400	μA typ	Partial Power Down. Power Management Bits in
				Control Register Set as PMGT1 = 1, PMGT0 = 1
With External Clock Off	5	5	μA max	Typically 1 µA. Full Power Down. Power Management Bits
			-	in Control
				Register Set as $PMGT1 = 1$ , $PMGT0 = 0$
	200	200	μA typ	Partial Power Down. Power Management Bits in Control
				Register Set as PMGT1 = 1, PMGT0 = 1
Normal Mode Power Dissipation	33 (10.5)	33 (10.5)	mW max	$V_{DD}$ = 5.5 V. Typically 25 mW (8); SLEEP = $V_{DD}$
	20 (6.85)	20 (6.85)	mW max	$V_{DD}$ = 3.6 V. Typically 15 mW (5.4); SLEEP = $V_{DD}$
Sleep Mode Power Dissipation				
With External Clock On	55	55	µW typ	$V_{DD} = 5.5 \text{ V}. \overline{\text{SLEEP}} = 0 \text{ V}$
	36	36	µW typ	$V_{DD} = 3.6 \text{ V}. \overline{\text{SLEEP}} = 0 \text{ V}$
With External Clock Off	27.5	27.5	µW max	$V_{DD} = 5.5 \text{ V}$ . Typically 5.5 $\mu$ W; SLEEP = 0 V
	18	18	µW max	$V_{DD}$ = 3.6 V. Typically 3.6 $\mu$ W; SLEEP = 0 V
SYSTEM CALIBRATION				
Offset Calibration Span <sup>7</sup>	$+0.05 \times V_{REF}$	$-0.05 \times V_{\text{REE}}$	V max/min	Allowable Offset Voltage Span for Calibration
Gain Calibration Span <sup>7</sup> $+1.025 \times V_{REF}/-0.975 \times V_{REF}$		V max/min	Allowable Full-Scale Voltage Span for Calibration	

NOTES

<sup>1</sup>Temperature ranges as follows: A, B Versions: -40°C to +85°C. For L Versions, A and B Versions f<sub>CLKIN</sub> = 1 MHz over -40°C to +85°C temperature range, B Version  $f_{CLKIN}$  = 1.8 MHz over 0°C to +70°C temperature range.

<sup>2</sup>Specifications apply after calibration.

<sup>3</sup>SNR calculation includes distortion and noise components.

<sup>4</sup>Sample tested @ +25°C to ensure compliance.

<sup>5</sup>All digital inputs @ DGND except for CONVST, SLEEP, CAL, and SYNC @ DV<sub>DD</sub>. No load on the digital outputs. Analog inputs @ AGND. <sup>6</sup>CLKIN @ DGND when external clock off. All digital inputs @ DGND except for CONVST, SLEEP, CAL, and SYNC @ DV<sub>DD</sub>. No load on the digital outputs. Analog inputs @ AGND.

<sup>7</sup>The Offset and Gain Calibration Spans are defined as the range of offset and gain errors that the AD7858/AD7858L can calibrate. Note also that these are voltage spans and are not absolute voltages ( i.e., the allowable system offset voltage presented at AIN(+) for the system offset error to be adjusted out will be AIN(-)  $\pm 0.05 \times V_{REF}$ , and the allowable system full scale voltage applied between AIN(+) and AIN(-) for the system full-scale voltage error to be adjusted out will be

 $V_{REF}\pm$  0.025  $\times$   $V_{REF}).$  This is explained in more detail in the Calibration section of the data sheet.

Specifications subject to change without notice.

# $\label{eq:timescale} \textbf{TIMING SPECIFICATIONS}^{(AV_{DD} = DV_{DD} = +3.0 \text{ V to } +5.5 \text{ V}; \ f_{CLKIN} = 4 \ \text{MHz} \ \text{for AD7858} \ \text{and } 1.8/1 \ \text{MHz} \ \text{for AD7858L}; \\ T_A = T_{MIN} \ \text{to } T_{MAX} \ , \ \text{unless otherwise noted})$

	Limit at T (A, B Ve					
Parameter	5 V	3 V	Units	Description		
f <sub>CLKIN</sub> <sup>2</sup>	500	500	kHz min	Master Clock Frequency		
	4	4	MHz max			
	1.8	1.8	MHz max	L Version, 0°C to +70°C, B Grade Only		
	1	1	MHz max	L Version, -40°C to +85°C		
f <sub>SCLK</sub>	4	4	MHz max			
$t_1^{3}$	100	100	ns min	CONVST Pulse Width		
t <sub>2</sub>	50	90	ns max	$\overline{\text{CONVST}}\downarrow$ to BUSY $\uparrow$ Propagation Delay		
t <sub>CONVERT</sub>	4.6	4.6	µs max	Conversion Time = $18 t_{CLKIN}$		
	10 (18)	10 (18)	µs max	L Version 1.8 (1) MHz CLKIN. Conversion Time = $18 t_{CLKIN}$		
t <sub>3</sub>	-0.4 t <sub>SCLK</sub>	-0.4 t <sub>SCLK</sub>	ns min	$\overline{\text{SYNC}}\downarrow$ to SCLK $\downarrow$ Setup Time (Noncontinuous SCLK Input)		
	$\pm 0.4 t_{SCLK}$	$\pm 0.4 t_{SCLK}$	ns min/max	$\overline{\text{SYNC}}\downarrow$ to $\text{SCLK}\downarrow$ Setup Time (Continuous SCLK Input)		
$t_4^4$	50	90	ns max	Delay from $\overline{\text{SYNC}}\downarrow$ Until DOUT 3-State Disabled		
$t_{5}^{4}$	50	90	ns max	Delay from $\overline{\text{SYNC}}\downarrow$ Until DIN 3-State Disabled		
$t_5^4$ $t_6^4$	75	115	ns max	Data Access Time After SCLK↓		
t <sub>7</sub>	40	60	ns min	Data Setup Time Prior to SCLK↑		
t <sub>8</sub>	20	30	ns min	Data Valid to SCLK Hold Time		
t9	0.4 t <sub>SCLK</sub>	0.4 t <sub>SCLK</sub>	ns min	SCLK High Pulse Width		
t <sub>10</sub>	0.4 t <sub>SCLK</sub>	0.4 t <sub>SCLK</sub>	ns min	SCLK Low Pulse Width		
t <sub>11</sub>	30	50	ns min	SCLK <sup><math>\uparrow</math></sup> to SYNC <sup><math>\uparrow</math></sup> Hold Time (Noncontinuous SCLK)		
	30/0.4 t <sub>SCLK</sub>	50/0.4 t <sub>SCLK</sub>	ns min/max	(Continuous SCLK)		
$t_{12}^{5}$	50	50	ns max	Delay from SYNC↑ Until DOUT 3-State Enabled		
t <sub>13</sub>	90	130	ns max	Delay from SCLK <sup>↑</sup> to DIN Being Configured as Output		
$t_{14}^{16}$	50	90	ns max	Delay from SCLK↑ to DIN Being Configured as Input		
t <sub>15</sub>	2.5 t <sub>CLKIN</sub>	2.5 t <sub>CLKIN</sub>	ns max	$\overline{CAL}$ to BUSY $\uparrow$ Delay		
t <sub>16</sub>	2.5 t <sub>CLKIN</sub>	2.5 t <sub>CLKIN</sub>	ns max	$\overrightarrow{\text{CONVST}}\downarrow$ to BUSY <sup>↑</sup> Delay in Calibration Sequence		
t <sub>CAL</sub> <sup>7</sup>	31.25	31.25	ms typ	Full Self-Calibration Time, Master Clock Dependent		
				(125013 t <sub>CLKIN</sub> )		
t <sub>CAL1</sub> <sup>7</sup>	27.78	27.78	ms typ	Internal DAC Plus System Full-Scale Cal Time, Master Clock		
				Dependent (111114 t <sub>CLKIN</sub> )		
t <sub>CAL2</sub> <sup>7</sup>	3.47	3.47	ms typ	System Offset Calibration Time, Master Clock Dependent		
				(13899 t <sub>CLKIN</sub> )		

NOTES

<sup>1</sup>Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of 1.6 V. See Table XI and timing diagrams for different interface modes and Calibration.

<sup>2</sup>Mark/Space ratio for the master clock input is 40/60 to 60/40.

<sup>3</sup>The CONVST pulse width will here only applies for normal operation. When the part is in power-down mode, a different CONVST pulse width will apply (see Power-Down section).

 $^4$ Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.4 V.

 ${}^{5}t_{12}$  is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time, t<sub>12</sub>, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.

 $^{6}$  t<sub>14</sub> is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time quoted in the Timing Characteristics is the true delay of the part in turning off the output drivers and configuring the DIN line as an input. Once this time has elapsed the user can drive the DIN line knowing that a bus conflict will not occur.

<sup>7</sup>The typical time specified for the calibration times is for a master clock of 4 MHz. For the L version the calibration times will be longer than those quoted here due to the 1.8/1 MHz master clock.

Specifications subject to change without notice.

### TYPICAL TIMING DIAGRAMS

Figures 2 and 3 show typical read and write timing diagrams for serial Interface Mode 2. The reading and writing occurs after conversion in Figure 2, and during conversion in Figure 3. To attain the maximum sample rate of 100 kHz (AD7858L) or 200 kHz (AD7858), reading and writing must be performed during conversion as in Figure 3. At least 400 ns acquisition time must be allowed (the time from the falling edge of BUSY to the next rising edge of  $\overline{\text{CONVST}}$ ) before the next conversion begins to ensure that the part is settled to the 12-bit level. If the user does not want to provide the  $\overline{\text{CONVST}}$  signal, the conversion can be initiated in software by writing to the control register.




Figure 1. Load Circuit for Digital Output Timing Specifications




Figure 2. AD7858/AD7858L Timing Diagram for Interface Mode 2 (Reading/Writing After Conversion)




Figure 3. AD7858/AD7858L Timing Diagram for Interface Mode 2 (Reading/Writing During Conversion)

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

SOIC, SSOP Package, Power Dissipation
$\theta_{JA}$ Thermal Impedance 75°C/W (SOIC) 115°C/W (SSOP)
$\theta_{\rm JC}$ Thermal Impedance 25°C/W (SOIC) 35°C/W (SSOP)
Lead Temperature, Soldering
Vapor Phase (60 secs) +215°C
Infared (15 secs) +220°C

### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. <sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch up.

### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although these devices feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### **ORDERING GUIDE**

Model	Linearity Error (LSB) <sup>1</sup>	Power Dissipation (mW)	Package Option <sup>2</sup>
AD7858AN	±1	20	N-24
AD7858BN	$\pm 1/2$	20	N-24
AD7858LAN <sup>3</sup>	$\pm 1$	6.85	N-24
AD7858LBN <sup>3</sup>	$\pm 1$	6.85	N-24
AD7858AR	$\pm 1$	20	R-24
AD7858BR	$\pm 1/2$	20	R-24
AD7858LAR <sup>3</sup>	$\pm 1$	6.85	R-24
AD7858LBR <sup>3</sup>	$\pm 1$	6.85	R-24
AD7858LARS <sup>3</sup>	$\pm 1$	6.85	RS-24
EVAL-AD7858CB <sup>4</sup>			
EVAL-CONTROL BOARD <sup>5</sup>			

#### NOTES

<sup>1</sup>Linearity error here refers to integral linearity error.

 $^{2}N$  = Plastic DIP; R = SOIC; RS = SSOP.

<sup>3</sup>L signifies the low power version.

<sup>4</sup>This can be used as a stand-alone evaluation board or in conjunction with the EVAL-CONTROL BOARD for evaluation/demonstration purposes.

<sup>5</sup>This board is a complete unit allowing a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.

#### PINOUTS FOR DIP, SOIC AND SSOP

### **TERMINOLOGY**<sup>1</sup>

### **Integral Nonlinearity**

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, a point 1/2 LSB below the first code transition, and full scale, a point 1/2 LSB above the last code transition.

### **Differential Nonlinearity**

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

### Total Unadjusted Error

This is the deviation of the actual code from the ideal code taking all errors into account (*Gain, Offset, Integral Nonlinearity, and other errors*) at any point along the transfer function.

#### **Unipolar Offset Error**

This is the deviation of the first code transition (00...000 to 00...001 from the ideal AIN(+) voltage (AIN(-) + 1/2 LSB).

#### **Positive Full-Scale Error**

This is the deviation of the last code transition from the ideal AIN(+) voltage (AIN(-) + Full Scale – 1.5 LSB) after the offset error has been adjusted out.

#### **Channel-to-Channel Isolation**

Channel-to-channel isolation is a measure of crosstalk between the channels. It is measured by applying a full-scale 25 kHz signal to the other seven channels and determining how much that signal is attenuated in the channel of interest. The figure given is the worst case for all channels.

### **Track/Hold Acquisition Time**

The track/hold amplifier returns into track mode and the end of conversion. Track/Hold acquisition time is the time required for the output of the track/hold amplifier to reach its final value, within  $\pm 1/2$  LSB, after the end of conversion.

#### Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $f_S/2$ ), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal to (Noise + Distortion) = (6.02 N + 1.76) dB

Thus for a 12-bit converter, this is 74 dB.

<sup>1</sup>AIN(+) refers to the positive input of the pseudo differential pair, and AIN(-) refers to the negative analog input of the pseudo differential pair or to AGND depending on the channel configuration.

#### **Total Harmonic Distortion**

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7858/AD7858L, it is defined as:

THD 
$$(dB) = 20 \log \frac{\sqrt{(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2)}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  and  $V_6$  are the rms amplitudes of the second through the sixth harmonics.

#### Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to  $f_s/2$  and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor, it will be a noise peak.

### **Intermodulation Distortion**

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa  $\pm$  nfb where m, n = 0, 1, 2, 3, etc. Intermodulation distortion terms are those for which neither m or n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb), while the third order terms include (2fa + fb), (2fa - fb), (fa + 2fb) and (fa - 2fb).

Testing is performed using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves, while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs.

Pin	Mnemonic	Description				
1	CONVST	Convert Start. Logic Input. A low to high transition on this input puts the track/hold into its hold mode and starts conversion. When this input is not used, it should be tied to DV <sub>DD</sub> .				
2	BUSY	Busy Output. The busy output is triggered high by the falling edge of $\overline{\text{CONVST}}$ or rising edge of $\overline{\text{CAL}}$ , and remains high until conversion is completed. BUSY is also used to indicate when the AD7858/AD7858L has completed its on-chip calibration sequence.				
3	SLEEP	Sleep Input/Low Power Mode. A Logic 0 initiates a sleep, and all circuitry is powered down including the internal voltage reference provided there is no conversion or calibration being performed. Calibration data is retained. A Logic 1 results in normal operation. See Power-Down section for more details.				
4	REF <sub>IN</sub> /REF <sub>OUT</sub>	Reference Input/Output. This pin is connected to the internal reference through a series resistor and is the reference source for the analog-to-digital converter. The nominal reference voltage is 2.5 V and this appears at the pin. This pin can be overdriven by an external reference or can be taken as high as $AV_{DD}$ . When this pin is tied to $AV_{DD}$ , the $C_{REF1}$ pin should also be tied to $AV_{DD}$ .				
5	AV <sub>DD</sub>	Analog Positive Supply Voltage, +3.0 V to +5.5 V.				
6	AGND	Analog Ground. Ground reference for track/hold, reference and DAC.				
7	C <sub>REF1</sub>	Reference Capacitor (0.1 µF Multilayer Ceramic). This external capacitor is used as a charge source for the internal DAC. The capacitor should be tied between the pin and AGND.				
8	C <sub>REF2</sub>	Reference Capacitor (0.01 $\mu$ F Ceramic Disc). This external capacitor is used in conjunction with the on- chip reference. The capacitor should be tied between the pin and AGND.				
9–16	AIN1-AIN8	Analog Inputs. Eight analog inputs that can be used as eight single ended inputs (referenced to AGND) or four pseudo differential inputs. Channel configuration is selected by writing to the control register. Both the positive and negative inputs cannot go below AGND or above AV <sub>DD</sub> at any time. Also the positive input cannot go below the negative input. See Table III for channel selection.				
17	CAL	Calibration Input. This pin has an internal pull-up current source of $0.15 \mu$ A. A Logic 0 on this pin resets all logic and initiates a calibration on its rising edge. There is the option of connecting a 10 nF capacitor from this pin to AGND to allow for an automatic self-calibration on power-up. This input overrides all other internal operations.				
18	DV <sub>DD</sub>	Digital Supply Voltage, +3.0 V to +5.5 V.				
19	DGND	Digital Ground. Ground reference point for digital circuitry.				
20	DOUT	Serial Data Output. The data output is supplied to this pin as a 16-bit serial word.				
21	DIN	Serial Data Input. The data to be written is applied to this pin in serial form (16-bit word). This pin can act as an input pin or as a I/O pin depending on the serial interface mode the part is in (see Table XI).				
22	CLKIN	Master clock signal for the device (4 MHz AD7858, 1.8 MHz AD7858L). Sets the conversion and calibration times.				
23	SCLK	Serial Port Clock. Logic Input. The user must provide a serial clock on this input.				
24	<b>SYNC</b>	Frame Sync. Logic Input. This pin is level triggered active low and frames the serial clock for the read and write operations (see Table XI).				

### AD7858/AD7858L PIN FUNCTION DESCRIPTION

### AD7858/AD7858L ON-CHIP REGISTERS

The AD7858/AD7858L powers up with a set of default conditions. The only writing that is required is to select the channel configuration. Without performing any other write operations the AD7858/AD7858L still retains the flexibility for performing a full powerdown, and a full self-calibration.

Extra features and flexibility such as performing different power-down options, different types of calibrations including system calibration, and software conversion start can be selected by further writing to the part.

The AD7858/AD7858L contains a **Control Register**, **ADC Output Data Register**, **Status Register**, **Test Register** and **10 Calibration Registers**. The control register is write only, the ADC output data register and the status register are read only, and the test and calibration registers are both read/write registers. The Test Register is used for testing the part and should not be written to.

#### Addressing the On-Chip Registers Writing

A write operation to the AD7858/AD7858L consists of 16 bits. The two MSBs, ADDR0 and ADDR1, are decoded to determine which register is addressed, and the subsequent 14 bits of data are written to the addressed register. It is not until all 16 bits are written that the data is latched into the addressed registers. Table I shows the decoding of the address bits while Figure 4 shows the overall write register hierarchy.

ADDR1	ADDR0	Comment
0	0	This combination does not address any register so the subsequent 14 data bits are ignored.
0	1	This combination addresses the <b>TEST REGISTER</b> . The subsequent 14 data bits are written to the test register.
1	0	This combination addresses the <b>CALIBRATION REGISTERS</b> . The subsequent 14 data bits are written to the selected calibration register.
1	1	This combination addresses the <b>CONTROL REGISTER</b> . The subsequent 14 data bits are written to the control register.

### Table I. Write Register Addressing

### Reading

To read from the various registers the user must first write to Bits 6 and 7 in the Control Register, RDSLT0 and RDSLT1. These bits are decoded to determine which register is addressed during a read operation. Table II shows the decoding of the read address bits while Figure 5 shows the overall read register hierarchy. The power-up status of these bits is 00 so that the default read will be from the ADC output data register.

Once the read selection bits are set in the Control Register, all subsequent read operations that follow will be from the selected register until the read selection bits are changed in the Control Register.

RDSLT1	RDSLT0	Comment
0	0	All successive read operations will be from <b>ADC OUTPUT DATA REGISTER</b> . This is the power up default setting. There will always be 4 leading zeros when reading from the ADC Output Data Register.
0	1	All successive read operations will be from TEST REGISTER.
1	0	All successive read operations will be from CALIBRATION REGISTERS.
1	1	All successive read operations will be from STATUS REGISTER.

#### Table II. Read Register Addressing




Figure 4. Write Register Hierarchy/Address Decoding




Figure 5. Read Register Hierarchy/Address Decoding

### CONTROL REGISTER

The arrangement of the Control Register is shown below. The control register is a write only register and contains 14 bits of data. The control register is selected by putting two 1s in ADDR1 and ADDR0. The function of the bits in the control register are described below. The power-up status of all bits is 0.

### MSB

mob						
SGL/DIFF	CH2	CH1	CH0	PMGT1	PMGT0	RDSLT1
1	1	1		1		
RDSLT0	$2/\overline{3}$ MODE	CONVST	CALMD	CALSLT1	CALSLT0	STCAL
			•	•		LSB

### CONTROL REGISTER BIT FUNCTION DESCRIPTION

Bit	Mnemonic	Comment
13	SGL/DIFF	A 0 in bit position configures the input channels in pseudo differential mode. A 1 in this bit position configures the input channels in single ended mode (see Table III).
12	CH2	These three bits are used to select the channel on which the conversion is performed. The channels can
11	CH1	be configured as eight single ended channels or four pseudo differential channels. The default selection
10	CH0	is AIN1 for the positive input and AIN2 for the negative input (see Table III for channel selection).
9	PMGT1	Power Management Bits. These two bits are used with the SLEEP pin for putting the part into various
8	PMGT0	Power-Down Modes (see Power-Down section for more details).
7	RDSLT1	Theses two bits determine which register is addressed for the read operations (see Table II).
6	RDSLT0	
5	$2/\overline{3}$ MODE	Interface Mode Select Bit. With this bit set to 0, Interface Mode 2 is enabled. With this bit set to 1,
		Interface Mode 1 is enabled where DIN is used as an output as well as an input. This bit is set to 0 by default after every read cycle; thus when using the Two-Wire Interface Mode, this bit needs to be set to 1 in every write cycle.
4	CONVST	Conversion Start Bit. A logic one in this bit position starts a single conversion, and this bit is automati- cally reset to 0 at the end of conversion. This bit may also used in conjunction with system calibration (see Calibration section.)
3	CALMD	Calibration Mode Bit. A 0 here selects self calibration, and a 1 selects a system calibration (see Table IV).
2	CALSLT1	Calibration Selection Bits and Start Calibration Bit. These bits have two functions.
1	CALSLT0	With the STCAL bit set to 1 the CALSLT1 and CALSLT0 bits determine the type of calibration per
0	STCAL	formed by the part (see Table IV). The STCAL bit is automatically reset to 0 at the end of calibration. With the STCAL bit set to 0 the CALSLT1 and CALSLT0 bits are decoded to address the calibration register for read/write of calibration coefficients (see section on the Calibration Registers for more details).

SGL/DIFF	CH2	CH1	CH0	AIN(+)*	AIN(-)*
0	0	0	0	AIN <sub>1</sub>	AIN <sub>2</sub>
0	0	0	1	AIN <sub>3</sub>	AIN <sub>4</sub>
0	0	1	0	AIN <sub>5</sub>	AIN <sub>6</sub>
0	0	1	1	AIN <sub>7</sub>	AIN <sub>8</sub>
0	1	0	0	AIN <sub>2</sub>	AIN <sub>1</sub>
0	1	0	1	AIN <sub>4</sub>	AIN <sub>3</sub>
0	1	1	0	AIN <sub>6</sub>	AIN <sub>5</sub>
0	1	1	1	AIN <sub>8</sub>	AIN <sub>7</sub>
1	0	0	0	AIN <sub>1</sub>	AGND
1	0	0	1	AIN <sub>3</sub>	AGND
1	0	1	0	AIN <sub>5</sub>	AGND
1	0	1	1	AIN <sub>7</sub>	AGND
1	1	0	0	AIN <sub>2</sub>	AGND
1	1	0	1	AIN <sub>4</sub>	AGND
1	1	1	0	AIN <sub>6</sub>	AGND
1	1	1	1	AIN <sub>8</sub>	AGND

Table III. Channel Selection

AIN(+) refers to the positive input seen by the AD7858/AD7858L sample and hold circuit, AIN(-) refers to the negative input seen by the AD7858/AD7858L sample and hold circuit.

Table IV.	Calibration	Selection
-----------	-------------	-----------

CALMD	CALSLT1	CALSLT0	Calibration Type
0	0	0	A <b>Full Internal Calibration</b> is initiated where the Internal DAC is calibrated followed by the Internal Gain Error, and finally the Internal Offset Error is calibrated out. This is the default setting.
0	0	1	Here the <b>Internal Gain Error</b> is calibrated out followed by the <b>Internal Offset Error</b> is calibrated out.
0	1	0	This calibrates out the Internal Offset Error only.
0	1	1	This calibrates out the Internal Gain Error only.
1	0	0	A <b>Full System Calibration</b> is initiated here where first the Internal DAC is calibrated followed by the System Gain Error, and finally the System Offset Error is calibrated out.
1	0	1	Here the <b>System Gain Error</b> is calibrated out followed by the <b>System Offset Error</b> .
1	1	0	This calibrates out the System Offset Error only.
1	1	1	This calibrates out the System Gain Error only.

### STATUS REGISTER

The arrangement of the Status Register is shown below. The status register is a read only register and contains 16 bits of data. The status register is selected by first writing to the control register and putting two 1s in RDSLT1 and RDSLT0. The function of the bits in the status register are described below. The power-up status of all bits is 0.




Figure 6. Flow Chart for Reading the Status Register

MSB							
ZERO	BUSY	SGL/DIFF	CH2	CH1	CH0	PMGT1	PMGT0
			-				
RDSLT1	RDSLT0	$2/\overline{3}$ MODE	X	CALMD	CALSLT1	CALSLT0	STCAL
•				•			LSB

STATUS REGISTER BIT FUNCTION DESCRIPTION

Bit	Mnemonic	Comment
15	ZERO	This bit is always 0.
14	BUSY	Conversion/Calibration Busy Bit. When this bit is 1 this indicates that there is a conversion or calibration in progress. When this bit is 0, there is no conversion or calibration in progress.
13 12 11 10	SGL/DIFF CH2 CH1 CH0	These four bits indicates the channel which is selected for conversion (see Table III).
9 8	PMGT1 PMGT0	Power management bits. These bits along with the SLEEP pin will indicate if the part is in a power down mode or not. See Table VI for description.
7 6	ONE ONE	Both theses bits are always 1 indicating it is the status register which is being read (see Table II).
5	$2/\overline{3}$ MODE	Interface Mode Select Bit. With this bit 0, the device is in Interface Mode 2. With this bit 1, the device is in Interface Mode 1. This bit is reset to 0 after every read cycle.
4	X	Don't care bit.
3	CALMD	Calibration Mode Bit. A 0 in this bit indicates a self calibration is selected, and a 1 in this bit indicates a system calibration is selected (see Table III).
2 1 0	CALSLT1 CALSLT0 STCAL	Calibration Selection Bits and Start Calibration Bit. The STCAL bit is read as a 1 if a calibration is in progress and as a 0 if there is no calibration in progress. The CALSLT1 and CALSLT0 bits indicate which of the calibration registers are addressed for reading and writing (see section on the Calibration Registers for more details).

### **CALIBRATION REGISTERS**

The AD7858/AD7858L has 10 calibration registers in all, 8 for the DAC, 1 for the offset and 1 for gain. Data can be written to or read from all 10 calibration registers. In self- and system calibration the part automatically modifies the calibration registers; only if the user needs to modify the calibration registers should an attempt be made to read from and write to the calibration registers.

#### Addressing the Calibration Registers

The calibration selection bits in the control register CALSLT1 and CALSLT0 determine which of the calibration registers are addressed (see Table V). The addressing applies to both the read and write operations for the calibration registers. The user should not attempt to read from and write to the calibration registers at the same time.

Table V.	Calibration	Register	Addressing
----------	-------------	----------	------------

CALSLT1	CALSLT0	Comment
0	0	This combination addresses the Gain (1), Offset (1) and DAC Registers (8). Ten registers in total.
0	1	This combination addresses the Gain (1) and Offset (1) Registers. Two registers in total.
1	0	This combination addresses the Offset Register. One register in total.
1	1	This combination addresses the Gain Register. One register in total.

#### Writing to/Reading from the Calibration Registers

For writing to the calibration registers a write to the control register is required to set the CALSLT0 and CALSLT1 bits. For reading from the calibration registers a write to the control register is required to set the CALSLT0 and CALSLT1 bits, but also to set the RDSLT1 and RDSLT0 bits to 10 (this addresses the calibration registers for reading). The calibration register pointer is reset on writing to the control register setting the CALSLT1 and CALSLT0 bits, or upon completion of all the calibration register write/read operations. When reset it points to the first calibration register in the selected write/read sequence. The calibration register pointer will point to the gain calibration register upon reset in all but one case, this case being where the offset calibration register is selected on its own (CALSLT1 = 1, CALSLT0 = 0). Where more than one calibration register is being accessed the calibration register pointer will be automatically incremented after each calibration register write/read operation. The order in which the 10 calibration registers are arranged is shown in Figure 7. The user may abort at any time before all the calibration register write/read operations are completed, and the next control register write operation will reset the calibration register pointer. The flow chart in Figure 8 shows the sequence for writing to the calibration registers and Figure 9 for reading.




Figure 7. Calibration Register Arrangements

When reading from the calibration registers there will always be two leading zeros for each of the registers. When operating in Serial Interface Mode 1 the read operations to the calibration registers cannot be aborted. The full number of read operations must be completed (see section on Serial Interface Mode 1 Timing for more detail).




Figure 8. Flowchart for Writing to the Calibration Registers




Figure 9. Flowchart for Reading from the Calibration Registers

### Adjusting the Offset Calibration Register

The offset calibration register contains 16 bits, two leading zeros and 14 data bits. By changing the contents of the offset register different amounts of offset on the analog input signal can be compensated for. Increasing the number in the offset calibration register compensates for negative offset on the analog input signal, and decreasing the number in the offset calibration register compensates for positive offset on the analog input signal. The default value of the offset calibration register is 0010 0000 0000 0000 approximately. This is not an exact value, but the value in the offset register should be close to this value. Each of the 14 data bits in the offset register is binary weighted; the MSB has a weighting of 5% of the reference voltage, the MSB-1 has a weighting of 2.5%, the MSB-2 has a weighting of 1.25%, and so on down to the LSB which has a weighting of 0.0006%. This gives a resolution of  $\pm 0.0006\%$  of V<sub>REF</sub> approximately. More accurately the resolution is  $\pm (0.05 \times V_{REF})/2^{13}$  volts =  $\pm 0.015$  mV, with a 2.5 V reference. The maximum offset that can be compensated for is  $\pm 5\%$  of the reference voltage, which equates to  $\pm 125$  mV with a 2.5 V reference and  $\pm 250$  mV with a 5 V reference.

- Q. If a +20 mV offset is present in the analog input signal and the reference voltage is 2.5 V what code needs to be written to the offset register to compensate for the offset?
- A. 2.5 V reference implies that the resolution in the offset register is  $5\% \times 2.5 \text{ V}/2^{13} = 0.015 \text{ mV} + 20 \text{ mV}/0.015 \text{ mV} = 1310.72$ ; rounding to the nearest number gives 1311. In binary terms this is 0101 0001 1111. Therefore, decrease the offset register by 0101 0001 1111.

This method of compensating for offset in the analog input signal allows for fine tuning the offset compensation. If the offset on the analog input signal is known, there will be no need to apply the offset voltage to the analog input pins and do a system calibration. The offset compensation can take place in software.

### Adjusting the Gain Calibration Register

The gain calibration register contains 16 bits, two leading 0s and 14 data bits. The data bits are binary weighted as in the off-set calibration register. The gain register value is effectively multiplied by the analog input to scale the conversion result over the full range. Increasing the gain register compensates for a smaller analog input range and decreasing the gain register compensates for a larger input range. The maximum analog input range that the gain register can compensate for is 1.025 times the reference voltage, and the minimum input range is 0.975 times the reference voltage.

### **CIRCUIT INFORMATION**

The AD7858/AD7858L is a fast, 12-bit single supply A/D converter. The part requires an external 4 MHz/1.8 MHz master clock (CLKIN), two C<sub>REF</sub> capacitors, a  $\overline{\text{CONVST}}$  signal to start conversion and power supply decoupling capacitors. The part provides the user with track/hold, on-chip reference, calibration features, A/D converter and serial interface logic functions on a single chip. The A/D converter section of the AD7858/AD7858L consists of a conventional successive-approximation converter based around a capacitor DAC. The AD7858/AD7858L accepts an analog input range of 0 to +V<sub>DD</sub> where the reference can be tied to V<sub>DD</sub>. The reference input to the part is buffered on-chip.

A major advantage of the AD7858/AD7858L is that a conversion can be initiated in software as well as applying a signal to the  $\overline{\text{CONVST}}$  pin. Another innovative feature of the AD7858/ AD7858L is self calibration on power-up, which is initiated having a 0.01  $\mu$ F capacitor from the  $\overline{\text{CAL}}$  pin to AGND, to give superior dc accuracy. The part should be allowed 150 ms after power up to perform this automatic calibration before any reading or writing takes place. The part is available in a 24-pin SSOP package and this offers the user considerable spacing saving advantages over alternative solutions. The AD7858L version typically consumes only 5.5 mW making it ideal for battery-powered applications.

#### **CONVERTER DETAILS**

The master clock for the part must be applied to the CLKIN pin. Conversion is initiated on the AD7858/AD7858L by pulsing the CONVST input or by writing to the control register and setting the CONVST bit to 1. On the rising edge of CONVST (or at the end of the control register write operation), the on-chip track/hold goes from track to hold mode. The falling edge of the CLKIN signal that follows the rising edge of the CONVST signal initiates the conversion, provided the rising edge of CONVST occurs at least 10 ns typically before this CLKIN

edge. The conversion cycle will take 16.5 CLKIN periods from this CLKIN falling edge. If the 10 ns setup time is not met, the conversion will take 17.5 CLKIN periods. The maximum specified conversion time is 4.6  $\mu$ s for the AD7858 (18t<sub>CLKIN</sub>, CLKIN = 4 MHz) and 10  $\mu$ s for the AD7858L (18t<sub>CLKIN</sub>, CLKIN = 1.8 MHz). When a conversion is completed, the BUSY output goes low, and then the result of the conversion can be read by accessing the data through the serial interface. To obtain optimum performance from the part, the read operation should not occur during the conversion or 400 ns prior to the next CONVST rising edge. However, the maximum throughput rates are achieved by reading/writing during conversion, and reading/writing during conversion is likely to degrade the Signal to (Noise + Distortion) by only 0.5 dBs. The AD7858 can operate at throughput rates up to 200 kHz, 100 kHz for the AD7858L. For the AD7858 a conversion takes 18 CLKIN periods; 2 CLKIN periods are needed for the acquisition time giving a full cycle time of 5  $\mu$ s (= 200 kHz, CLKIN = 4 MHz). For the AD7858L 100 kHz throughput can be obtained as follows: the CLKIN and CONVST signals are arranged to give a conversion time of 16.5 CLKIN periods as described above, 1.5 CLKIN periods are allowed for the acquisition time. This gives a full cycle time of 10  $\mu$ s (=100 kHz, CLKIN = 1.8 MHz). When using the software conversion start for maximum throughput the user must ensure the control register write operation extends beyond the falling edge of BUSY. The falling edge of BUSY resets the CONVST bit to 0 and allows it to be reprogrammed to 1 to start the next conversion.

### TYPICAL CONNECTION DIAGRAM

Figure 10 shows a typical connection diagram for the AD7858/ AD7858L. The AGND and the DGND pins are connected together at the device for good noise suppression. The  $\overline{CAL}$  pin has a 0.01  $\mu$ F capacitor to enable an automatic self- calibration on power-up. The conversion result is output in a 16-bit word




Figure 10. Typical Circuit

with 4 leading zeros followed by the MSB of the 12-bit result. Note that after the  $AV_{DD}$  and  $DV_{DD}$  power-up the part will require 150 ms for the internal reference to settle and for the automatic calibration on power-up to be completed.

For applications where power consumption is a major concern then the  $\overline{\text{SLEEP}}$  pin can be connected to DGND. See Power-Down section for more detail on low power applications.

### ANALOG INPUT


The equivalent circuit of the analog input section is shown in Figure 11. During the acquisition interval the switches are both in the track position and the AIN(+) charges the 20 pF capacitor through the 125  $\Omega$  resistance. On the rising edge of CONVST switches SW1 and SW2 go into the hold position retaining charge on the 20 pF capacitor as a sample of the signal on AIN(+). The AIN(-) is connected to the 20 pF capacitor, and this unbalances the voltage at node A at the input of the comparator. The capacitor DAC adjusts during the remainder of the conversion cycle to restore the voltage at node A to the correct value. This action transfers a charge, representing the analog input signal, to the capacitor DAC which in turn forms a digital representation of the analog input signal. The voltage on the AIN(-) pin directly influences the charge transferred to the capacitor DAC at the hold instant. If this voltage changes during the conversion period, the DAC representation of the analog input voltage will be altered. Therefore it is most important that the voltage on the AIN(-) pin remains constant during the conversion period. Furthermore it is recommended that the AIN(-) pin is always connected to AGND or to a fixed dc voltage.


### **Acquisition Time**

The track and hold amplifier enters its tracking mode on the falling edge of the BUSY signal. The time required for the track and hold amplifier to acquire an input signal will depend on how quickly the 20 pF input capacitance is charged. The acquisition time is calculated using the formula:

$$t_{ACQ} = 9 \times (R_{IN} + 125 \Omega) \times 20 \ pF$$

where  $R_{IN}$  is the source impedance of the input signal, and 125  $\Omega$ , 20 pF is the input R, C.






### **DC/AC** Applications

For dc applications high source impedances are acceptable provided there is enough acquisition time between conversions to charge the 20 pF capacitor. The acquisition time can be calculated from the above formula for different source impedances. For example with  $R_{IN} = 5 \text{ k}\Omega$ , the required acquisition time will be 922 ns.

For ac applications, removing high frequency components from the analog input signal is recommended by use of an RC lowpass filter on the AIN(+) pin as shown in Figure 13. In applications where harmonic distortion and signal to noise ratio are critical the analog input should be driven from a low impedance source. Large source impedances will significantly affect the ac performance of the ADC. This may necessitate the use of an input buffer amplifier. The choice of the op amp will be a function of the particular application.

When no amplifier is used to drive the analog input the source impedance should be limited to low values. The maximum source impedance will depend on the amount of total harmonic distortion (THD) that can be tolerated. The THD will increase as the source impedance increases and performance will degrade. Figure 12 shows a graph of the total harmonic distortion versus analog input signal frequency for different source impedances. With the setup as in Figure 13, the THD is at the -90 dB level. With a source impedance of 1 k $\Omega$  and no capacitor on the AIN(+) pin, the THD increases with frequency.



#### Figure 12. THD vs. Analog Input Frequency

In a single supply application (both 3 V and 5 V), the V+ and V– of the op amp can be taken directly from the supplies to the AD7858/AD7858L which eliminates the need for extra external power supplies. When operating with rail-to-rail inputs and outputs, at frequencies greater than 10 kHz care must be taken in selecting the particular op amp for the application. In particular for single supply applications the input amplifiers should be connected in a gain of -1 arrangement to get the optimum performance. Figure 13 shows the arrangement for a single supply application with a 50  $\Omega$  and 10 nF low-pass filter (cutoff frequency 320 kHz) on the AIN(+) pin. Note that the 10 nF is a capacitor with good linearity to ensure good ac performance. Recommended single supply op amps are the AD820 and the AD820-3 V.




Figure 13. Analog Input Buffering

#### **Input Range**

The analog input range for the AD7858/AD7858L is 0 V to  $V_{REF}$ . The AIN(–) pin on the AD7858/AD7858L can be biased up above AGND, if required. The advantage of biasing the lower end of the analog input range away from AGND is that the user does not need to have the analog input swing all the way down to AGND. This has the advantage in true single supply applications that the input amplifier does not need to swing all the way down to AGND. The upper end of the analog input range is shifted up by the same amount. Care must be taken so that the bias applied does not shift the upper end of the analog input above the AV<sub>DD</sub> supply. In the case where the reference is the supply, AV<sub>DD</sub>, the AIN(–) must be tied to AGND.




Figure 14. 0 to V<sub>REF</sub> Input Configuration

#### **Transfer Function**

For the AD7858/AD7858L input range the designed code transitions occur midway between successive integer LSB values (i.e., 1/2 LSB, 3/2 LSBs, 5/2 LSBs . . . FS – 3/2 LSBs). The output coding is straight binary for the unipolar range with 1 LSB = FS/4096 = 3.3 V/4096 = 0.8 mV when  $V_{\text{REF}} = 3.3 \text{ V}$ . The ideal input/output transfer characteristic is shown in Figure 15.





Figure 15. AD7858/AD7858L Transfer Characteristic

#### **REFERENCE SECTION**

For specified performance, it is recommended that when using an external reference this reference should be between 2.3 Vand the analog supply AV<sub>DD</sub>. The connections for the relevant reference pins are shown in the typical connection diagrams. If the internal reference is being used, the  $\text{REF}_{\text{IN}}/\text{REF}_{\text{OUT}}$  pin should have a 10 nF capacitor connected to AGND very close to the  $\text{REF}_{\text{IN}}/\text{REF}_{\text{OUT}}$  pin. These connections are shown in Figure 16.

If the internal reference is required for use external to the ADC, it should be buffered at the REF<sub>IN</sub>/REF<sub>OUT</sub> pin and a 10 nF connected from this pin to AGND. The typical noise performance for the internal reference, with 5 V supplies is 150 nV/ $\sqrt{Hz}$  @ 1 kHz and dc noise is 100  $\mu$ V p-p.



### Figure 16. Relevant Connections When Using Internal Reference

The other option is that the REF<sub>IN</sub>/REF<sub>OUT</sub> pin be overdriven by connecting it to an external reference. This is possible due to the series resistance from the REF<sub>IN</sub>/REF<sub>OUT</sub> pin to the internal reference. This external reference can have a range that includes AV<sub>DD</sub>. When using AV<sub>DD</sub> as the reference source, the 10 nF capacitor from the REF<sub>IN</sub>/REF<sub>OUT</sub> pin to AGND should be as close as possible to the REF<sub>IN</sub>/REF<sub>OUT</sub> pin, and also the C<sub>REF1</sub> pin should be connected to AV<sub>DD</sub> to keep this pin at the same level as the reference. The connections for this arrangement are shown in Figure 17. When using AV<sub>DD</sub> supply. This will have the effect of filtering the noise associated with the AV<sub>DD</sub> supply.




Figure 17. Relevant Connections When Using  $AV_{\text{DD}}$  as the Reference

### AD7858/AD7858L PERFORMANCE CURVES

Figure 18 shows a typical FFT plot for the AD7858 at 200 kHz sample rate and 10 kHz input frequency.




Figure 18. FFT Plot

Figure 19 shows the SNR versus Frequency for different supplies and different external references.




Figure 19. SNR vs. Frequency

Figure 20 shows the Power Supply Rejection Ratio versus Frequency for the part. The Power Supply Rejection Ratio is defined as the ratio of the power in adc output at frequency f to the power of a full-scale sine wave.

### $PSRR (dB) = 10 \log (Pf/Pfs)$

Pf = Power at frequency f in adc output, Pfs = power of a full-scale sine wave. Here a 100 mV peak-to-peak sine wave is coupled onto the  $AV_{DD}$  supply while the digital supply is left unaltered. Both the 3.3 V and 5.0 V supply performances are shown.




Figure 20. PSRR vs. Frequency

### **POWER-DOWN OPTIONS**

The AD7858/AD7858L should be left idle for 150 ms typically after the AV<sub>DD</sub> and the  $DV_{DD}$  power-up to allow for the internal reference to settle and the automatic calibration on power up to be completed. The SLEEP pin can be hardwired to DGND before power-up as the part will disable the function of the SLEEP pin while the automatic calibration on power-up is being performed.

The AD7858/AD7858L provides a number of power-down options. The two modes are the Full Power-Down and the Partial Power-Down. These options are controlled by the PMGT1 and PMGT0 bits in the Control Register. When both these bits are 0 (default status on power-up), the SLEEP pin determines whether the AD7858/AD7858L is in normal mode of operation or whether it enters Full Power-Down mode after every conversion. With these bits at 0, 1 the AD7858/AD7858L operates in normal mode regardless of the status of the SLEEP. With these bits at 1, 0 the part enters a Full Power-Down mode, again independent of the SLEEP pin. Finally, with these bits at 1, 1 the

Table VI. Power Management Options

PMGT1 Bit	PMGT0 Bit	SLEEP Pin	Comment
0	0	0	<b>Full Power-Down</b> if Not Calibrating or Converting (Default Condition After Power On)
0	0	1	Normal Operation
0	1	Х	Normal Operation (Independent of the SLEEP Pin)
1	0	Х	Full Power-Down
1	1	X	<b>Partial Power-Down</b> if Not Converting

part enters its Partial Power-Down. The advantage of the partial power-down is that the part will require significantly less time to "power-up" than from the full power-down. In this partial power-down the reference voltage stays powered up so if this is being used external to the AD7858/AD7858L it is still available even though the AD7858/AD7858L is effectively powered down. Table VI summaries the power management options while Table VII shows typical power-up times when using the 2.5 V internal reference. The capacitor values between C<sub>REF1</sub>, C<sub>REF2</sub>, REF<sub>IN</sub>/REF<sub>OUT</sub> and AGND are also listed. The powerup time is defined as the time taken for the output code to settle to within  $\pm 0.5$  LSBs of it's final value. If a power-up time shorter than that quoted in Table VII is used, the error associated with the output code will increase. For a power-up time of 10 µs from partial power-down mode the output code will be settled to within  $\pm 3$  LSBs typically of its final value. When using AV<sub>DD</sub> as the reference, the power-up time required will be less than the figures quoted in Table VII.

Table	VII.	Power-U	Up	Times
-------	------	---------	----	-------

C <sub>REF1</sub> (nF)	C <sub>REF2</sub> (nF)	Reference Capacitor (nF)	Power-Down Mode	Power-Up Delay (µs)
100	10	0.1	Full	300
100	10	0.1	Partial	50
10	1	0.1	Full	300
10	1	0.1	Partial	50

A typical connection diagram for a low power application is shown in Figure 21 (AD7858L is the low power version of the AD7858).





Figure 21. Typical Low Power Circuit

### **POWER-UP/DOWN SEQUENCE**

Power-up times and throughput rates quoted in this section are based on using the 2.5 V internal reference. If an external reference is used and is powered-on constantly, or if  $AV_{DD}$  is used as the reference, then the power-up times will be shorter and the throughput rates higher.

When using the  $\overline{\text{CONVST}}$  pin, instead of the CONVST bit in the control register, to start conversion care must be taken on the  $\overline{\text{CONVST}}$  pulse width for bringing the part out of powerdown. The  $\overline{\text{CONVST}}$  falling edge will "wake up" the device and  $\overline{\text{CONVST}}$  must remain low for at least the power-up time quoted in Table VII. This will allow the part to be settled before the start of the next conversion. Figure 22 shows the timing of  $\overline{\text{CONVST}}$  for bringing the part out of full power-down.



### Figure 22. Power-Up Timing When Using CONVST Pin

### Writing to AD7858/AD7858L


The sequence of events here use the CONVST bit in the control register to start the conversion. Alternatively the CONVST pin may be used as in Figure 22. When writing to the AD7858/AD7858L there are a number of different ways in utilizing the power-down options. For applications which require throughput rates of less than 2 kHz a full/partial power-down mode combination, or a full power-down mode on its own, may be used. For higher throughput rates the partial power-down mode should be used. Table VIII shows the recommended power-down mode for lowest current at a given throughput rate. Note that higher throughput rates will also be limited by the number of channels converted and read while powered up.

Table VIII. Recommended Power-Down Mode for Lowest  $I_{DD}$ 

Power-Down Mode	Maximum Throughput Range
Full/Partial Combination Partial	2 kHz 16 kHz (1 Channel) 7 kHz (8 Channels)

### Using Full and Partial Power-Down Combination

Using a full and partial power-down mode combination has the benefits of the low current associated with a full power-down and the speed of powering up from a partial power-down. It will also give the lowest current for a given throughput rate, one third of the current when using the full power-down mode on its own. Figure 23 and 24 show the recommended sequence and the relevant timing signals where only one channel is converted and read while powered-up. If required all 8 channels may be converted and read while powered-up. For the all 0s write operation described in the sequence only the two MSBs need to be 0 to ensure that the rest of the data write is ignored, but it is just as easy to write all 0s. The Supply Current versus Throughput Rate for this power-up/power-down sequence is shown in Figure 25.



*Figure 24. Flowchart for Full and Partial Power-Down Mode Combination* 




Figure 25. Supply Current vs. Throughput Rate with Full and Partial Power-Down Combination (Sequence as Illustrated in Figures 23 and 24)




Figure 23. Timing Sequence for Full and Partial Power-Down Combination

### Full Power-Down or Partial Power-Down

In some applications it may not be feasible to use a combination of full and partial power-down as shown in Figures 23 and 24. This may be for software overhead reasons or for applications requiring throughput rates grater than 2 kHz.

Using full power-down only allows for a maximum throughput rate of 2 kHz but the supply current will be three times or greater than for the full/partial power-down combination sequence described in Figures 23 and 24.




Figure 27. Flowchart for Partial Power-Down Only




Figure 26. Timing Sequence for Partial Power-Down Only

Using partial power-down allows for throughput rates up to 16 kHz (if  $AV_{DD}$  is used as the reference the throughput rates will be >16 kHz). Figures 26 and 27 show the timing/flowchart for power-up/down when using the partial power-down mode only. Figure 28 shows the Supply Current versus Throughput rate for this sequence.




Figure 28. Supply Current vs. Throughput Rate with Partial Power-Down Only (Sequence as Illustrated in Figures 26 and 27)

### NOTE

When setting the power-down modes by writing to the part, it is recommended to be operating in an interface mode other than interface Modes 4, and 5. This way the user has more control when to initiate power-down, and power-up commands.

### **CALIBRATION SECTION**

### **Calibration Overview**

The automatic calibration that is performed on power up ensures that the calibration options covered in this section will not be required in a significant amount of applications. The user will not have to initiate a calibration unless the operating conditions change (CLKIN frequency, analog input mode, reference voltage, temperature, and supply voltages). The AD7858/ AD7858L have a number of calibration features that may be required in some applications and there are a number of advantages in performing these different types of calibration. First, the internal errors in the ADC can be reduced significantly to give superior dc performance, and secondly, system offset and gain errors can be removed. This allows the user to remove reference errors (whether it be internal or external reference) and to make use of the full dynamic range of the AD7858/AD7858L by adjusting the analog input range of the part for a specific system.

There are two main calibration modes on the AD7858/AD7858L, self-calibration and system calibration. There are various options in both self-calibration and system calibration as outlined previously in Table IV. All the calibration functions can be initiated by pulsing the  $\overline{CAL}$  pin or by writing to the control register and setting the STCAL bit to 1. The timing diagrams that follow involve using the  $\overline{CAL}$  pin.

The duration of each of the different types of calibrations is given in Table IX for the AD7858 with a 4 MHz master clock. These calibration times are master clock dependent. Therefore, the calibrating times for the AD7858L (CLKIN = 1.8 MHz) will be longer than those quoted in Table IX.

### Table IX. Calibration Times (AD7858 with 4 MHz CLKIN)

Type of Self- or System Calibration	Time	
Full	31.25 ms	
Offset + Gain	6.94 ms	
Offset	3.47 ms	
Gain	3.47 ms	

### Automatic Calibration on Power-On

The  $\overline{CAL}$  pin has a 0.15  $\mu$ A pull up current source connected to it internally to allow for an automatic full self-calibration on power-on. A full self-calibration will be initiated on power-on if a 10 nF capacitor is connected from the CAL pin to AGND. The internal current source connected to the  $\overline{CAL}$  pin charges up the external capacitor and the time required to charge the external capacitor will be 100 ms approximately. This time is large enough to ensure that the internal reference is settled before the calibration is performed. However, if an external reference is being used, this reference must have stabilized before the automatic calibration is initiated (if larger time than 100 ms is required then a larger capacitor on the  $\overline{CAL}$  pin should be used). After this 100 ms has elapsed the calibration will be performed which will take 32 ms/72 ms (4 MHz/1.8 MHz CLKIN). Therefore, 132 ms/172 ms should be allowed before operating the part. After calibration, the part is accurate to the 12-bit level and the specifications quoted on the data sheet apply. There will be no need to perform another calibration unless the operating conditions change or unless a system calibration is required.

### **Self-Calibration Description**

There are a four different calibration options within the selfcalibration mode. First, there is a full self-calibration where the DAC, internal gain, and internal offset errors are calibrated out. Then, there is the (Gain + Offset) self-calibration which calibrates out the internal gain error and then the internal offset errors. The internal DAC is not calibrated here. Finally, there are the self-offset and self-gain calibrations which calibrate out the internal offset errors and the internal gain errors respectively.

The internal capacitor DAC is calibrated by trimming each of the capacitors in the DAC. It is the ratio of these capacitors to each other that is critical, and so the calibration algorithm ensures that this ratio is at a specific value by the end of the calibration routine. For the offset and gain there are two separate capacitors, one of which is trimmed when an offset or gain calibration is performed. Again, it is the ratio of these capacitors to the capacitors in the DAC that is critical and the calibration algorithm ensures that this ratio is at a specified value for both the offset and gain calibrations.

The zero-scale error is adjusted for an offset calibration, and the positive full-scale error is adjusted for a gain calibration.

### **Self-Calibration Timing**

The diagram of Figure 29 shows the timing for a full selfcalibration. Here the BUSY line stays high for the full length of the self-calibration. A self-calibration is initiated by bringing the  $\overline{CAL}$  pin low (which initiates an internal reset) and then high again or by writing to the control register and setting the STCAL bit to 1 (*note that if the part is in a power-down mode the*  $\overline{CAL}$  pulse width must take account of the power-up time). The BUSY line is triggered high from the rising edge of  $\overline{CAL}$  (or the end of the write to the control register if calibration is initiated in software), and BUSY will go low when the full-self calibration is complete after a time t<sub>CAL</sub> as shown in Figure 29.

For the self- (gain + offset), self-offset and self-gain calibrations then the BUSY line will be triggered high by the rising edge of the  $\overline{CAL}$  signal (or the end of the write to the control register if calibration is initiated in software) and will stay high for the full duration of the self calibration. The length of time that the BUSY is high for will depend on the type of self calibration that is initiated. Typical figures are given in Table IX. The timing diagrams for the other self-calibration options will be similar to that outlined in Figure 29.





Figure 29. Timing Diagram for Full-Self Calibration

### System Calibration Description

System calibration allows the user to take out system errors external to the AD7858/AD7858L as well as calibrate the errors of the AD7858/AD7858L itself. The maximum calibration range for the system offset errors is  $\pm 5\%$  of  $V_{REF}$  and for the system gain errors is  $\pm 2.5\%$  of V<sub>REF</sub>. This means that the maximum allowable system offset voltage applied between the AIN(+) and AIN(-) pins for the calibration to adjust out this error is  $\pm 0.05 \times$  $V_{REF}$  (i.e., the AIN(+) can be  $0.05 \times V_{REF}$  above AIN(-) or  $0.05 \times$  $V_{REF}$  below AIN(-)). For the System gain error the maximum allowable system full-scale voltage that can be applied between AIN(+) and AIN(-) for the calibration to adjust out this error is  $V_{REF} \pm 0.025 \times V_{REF}$  ( *i.e. the AIN(+) can be V<sub>REF</sub> + 0.025 ×*  $V_{REF}$  above AIN(-) or  $V_{REF} - 0.025 \times V_{REF}$  above AIN(-)). If the system offset or system gain errors are outside the ranges mentioned the system calibration algorithm will reduce the errors as much as the trim range allows.

Figures 30 through 32 illustrate why a specific type of system calibration might be used. Figure 30 shows a system offset calibration (assuming a positive offset) where the analog input range has been shifted upwards by the system offset after the system offset calibration is completed. A negative offset may also be accounted for by a system offset calibration.






Figure 31 shows a system gain calibration (assuming a system full scale greater than the reference voltage) where the analog input range has been increased after the system gain calibration is completed. A system full-scale voltage less than the reference voltage may also be accounted for by a system gain calibration.




Figure 31. System Gain Calibration

Finally in Figure 32 both the system offset and gain are accounted for by the a system offset followed by a system gain calibration. First the analog input range is shifted upwards by the positive system offset and then the analog input range is adjusted at the top end to account for the system full scale.




Figure 32. System (Gain + Offset) Calibration

#### System Gain and Offset Interaction

The inherent architecture of the AD7858/AD7858L leads to an interaction between the system offset and gain errors when a system calibration is performed. Therefore, it is recommended to perform the cycle of a system offset calibration followed by a system gain calibration twice. Separate system offset and system gain calibrations reduce the offset and gain errors to at least the 12-bit level. By performing a system offset CAL first and a system gain calibration second, priority is given to reducing the gain error to zero before reducing the offset error to zero. If the system errors are small, a system offset calibration would be performed, followed by a system gain calibration. If the systems errors are large (close to the specified limits of the calibration range), this cycle would be repeated twice to ensure that the offset and gain errors were reduced to at least the 12-bit level. The advantage of doing separate system offset and system gain calibrations is that the user has more control over when the analog inputs need to be at the required levels, and the CONVST signal does not have to be used.

Alternatively, a system (gain + offset) calibration can be performed. It is recommended to perform three system (gain + offset) calibrations to reduce the offset and gain errors to the 12-bit level. For the system (gain + offset) calibration priority is given to reducing the offset error to zero before reducing the gain error to zero. Thus if the system errors are small then two system (gain + offset) calibrations will be sufficient. If the system errors are large (close to the specified limits of the calibration range) three system (gain + offset) calibrations may be required to reduced the offset and gain errors to at least the 12bit level. There will never be any need to perform more than three system (offset + gain) calibrations.

The zero scale error is adjusted for an offset calibration and the positive full-scale error is adjusted for a gain calibration.

### System Calibration Timing

The calibration timing diagram in Figure 33 is for a full system calibration where the falling edge of  $\overline{CAL}$  initiates an internal reset before starting a calibration (note that if the part is in powerdown mode the  $\overline{CAL}$  pulse width must take account of the power-up time). If a full system calibration is to be performed in software it is easier to perform separate gain and offset calibrations so that the CONVST bit in the control register does not have to be programmed in the middle of the system calibration sequence. The rising edge of  $\overline{CAL}$  starts calibration of the internal DAC and causes the BUSY line to go high. If the control register is set for a full system calibration, the CONVST must be used also. The full-scale system voltage should be applied to the analog input pins from the start of calibration. The BUSY line will go low once the DAC and System Gain Calibration are complete. Next the system offset voltage is applied to the AIN pin for a minimum setup time (t<sub>SETUP</sub>) of 100 ns before the rising edge of the  $\overline{\text{CONVST}}$  and remain until the BUSY signal goes low. The rising edge of the  $\overline{\text{CONVST}}$  starts the system offset calibration section of the full system calibration and also causes the BUSY signal to go high. The BUSY signal will go low after a time t<sub>CAL2</sub> when the calibration sequence is complete. In some applications not all the input channels may be used. In this case it may be useful to dedicate two input channels for the system calibration, one which has the system offset voltage applied to it, and one which has the system full scale voltage applied to it. When a system offset or gain calibration is performed, the channel selected should correspond to the system offset or system full-scale voltage channel.

The timing for a system (gain + offset) calibration is very similar to that of Figure 33 the only difference being that the time  $t_{CAL1}$  will be replaced by a shorter time of the order of  $t_{CAL2}$  as the internal DAC will not be calibrated. The BUSY signal will signify when the gain calibration is finished and when the part is ready for the offset calibration.




Figure 33. Timing Diagram for Full System Calibration

The timing diagram for a system offset or system gain calibration is shown in Figure 34. Here again the  $\overline{CAL}$  is pulsed and the rising edge of the  $\overline{CAL}$  initiates the calibration sequence (or the calibration can be initiated in software by writing to the control register). The rising edge of the  $\overline{CAL}$  causes the BUSY line to go high and it will stay high until the calibration sequence is finished. The analog input should be set at the correct level for a minimum setup time (t<sub>SETUP</sub>) of 100 ns before the rising edge of  $\overline{CAL}$  and stay at the correct level until the BUSY signal goes low.




Figure 34. Timing Diagram for System Gain or System Offset Calibration

### SERIAL INTERFACE SUMMARY

Table X details the two interface modes and the serial clock edges from which the data is clocked out by the AD7858/AD7858L (DOUT Edge) and that the data is latched in on (DIN Edge).

In both interface Modes 1, and 2 the  $\overline{SYNC}$  is gated with the SCLK. Thus the  $\overline{SYNC}\downarrow$  may clock out the MSB of data. Subsequent bits will be clocked out by the Serial Clock, SCLK. The condition for the  $\overline{SYNC}\downarrow$  clocking out the MSB of data is as follows:

The falling edge of  $\overline{SYNC}$  will clock out the MSB if the serial clock is low when the  $\overline{SYNC}$  goes low.

If this condition is not the case, the SCLK will clock out the MSB. If a noncontinuous SCLK is used, it should idle high.

Table X. SCLK Active Edges

Interface Mode Edge	DOUT Edge	DIN
1, 2	SCLK↓	SCLK↑

#### **Resetting the Serial Interface**

When writing to the part via the DIN line there is the possibility of writing data into the incorrect registers, such as the test register for instance, or writing the incorrect data and corrupting the serial interface. The <u>SYNC</u> pin acts as a reset. Bringing the <u>SYNC</u> pin high resets the internal shift register. The first data bit after the next <u>SYNC</u> falling edge will now be the first bit of a new 16-bit transfer. It is also possible that the test register contents were altered when the interface was lost. Therefore, once the serial interface is reset it may be necessary to write the 16-bit word 0100 0000 0000 0000 to restore the test register to its default value. Now the part and serial interface are completely reset. It is always useful to retain the ability to program the SYNC line from a port of the  $\mu$ Controller/DSP to have the ability to reset the serial interface.

Table XI summarizes the interface modes provided by the AD7858/AD7858L. It also outlines the various  $\mu P/\mu C$  to which the particular interface is suited.

Interface Mode 1 may only be set by programming the control register ( See section on Control Register).

Some of the more popular  $\mu$ Processors,  $\mu$ Controllers, and the DSP machines that the AD7858/AD7858L will interface to directly are mentioned here. This does not cover all  $\mu$ Cs,  $\mu$ Ps and DSPs. A more detailed timing description on each of the interface modes follows.

Table XI.	Interface	Mode	Description
-----------	-----------	------	-------------

Interface Mode	μ <b>Processor/</b> μ <b>Controller</b>	Comment
1	8XC51 8XL51 PIC17C42	(2-Wire) (DIN Is an Input/ Output Pin)
2	68HC11 68L11 68HC16 PIC16C64 ADSP21XX DSP56000 DSP56001 DSP56002 DSP56L002	(3-Wire, SPI) (Default Mode)

### **DETAILED TIMING SECTION**

### Mode 1 (2-Wire 8051 Interface)

The read and writing takes place on the DIN line and the conversion is initiated by pulsing the  $\overline{\text{CONVST}}$  pin (note that in every write cycle the  $2/\overline{3}$  MODE bit must be set to 1). The conversion may be started by setting the  $\overline{\text{CONVST}}$  bit in the control register to 1 instead of using the  $\overline{\text{CONVST}}$  pin.


Below in Figure 35 and in Figure 36 are the timing diagrams for Operating Mode 1 in Table XI where we are in the 2-wire interface mode. Here the DIN pin is used for both input and output as shown. The <u>SYNC</u> input is level triggered active low and can be pulsed (Figure 35) or can be constantly low (Figure 36).


In Figure 38 the part samples the input data on the rising edge of SCLK. After the 16th rising edge of SCLK the DIN is configured as an output. When the SYNC is taken high the DIN is 3-stated. Taking SYNC low disables the 3-state on the DIN pin and the first SCLK falling edge clocks out the first data bit. Once the 16 clocks have been provided the DIN pin will automatically revert back to an input after a time  $t_{14}$ . Note that a


continuous SCLK shown by the dotted waveform in Figure 38 can be used provided that the  $\overline{SYNC}$  is low for only 16 clock pulses in each of the read and write cycles.

In Figure 36 the SYNC line is tied low permanently and this results in a different timing arrangement. With SYNC tied low permanently the DIN pin will never be 3-stated. The 16th rising edge of SCLK configures the DIN pin as an input or an output as shown in the diagram. Here no more than 16 SCLK pulses must occur for each of the read and write operations.

If reading from and writing to the calibration registers in this interface mode, all the selected calibration registers must be read from or written to. The read and write operations cannot be aborted. When reading from the calibration registers, the DIN pin will remain as an output for the full duration of all the calibration register read operations. When writing to the calibration registers, the DIN pin will remain as an input for the full duration of all the calibration register write operations.







*Figure 36. Timing Diagram for Read/Write Operation with DIN as an Input/Output and SYNC Input Tied Low (i.e., Interface Mode 1)* 

### Mode 2 (3-Wire SPI/QSPI Interface Mode)

This is the DEFAULT INTERFACE MODE.

In Figure 37 below we have the timing diagram for interface Mode 2 which is the SPI/QSPI interface mode. Here the  $\overline{SYNC}$ input is active low and may be pulsed or tied permanently low. If  $\overline{SYNC}$  is permanently low, 16 clock pulses must be applied to the SCLK pin for the part to operate correctly, otherwise with a pulsed  $\overline{SYNC}$  input a continuous SCLK may be applied provided  $\overline{SYNC}$  is low for only 16 SCLK cycles. In Figure 37 the **SYNC** going low disables the 3-state on the DOUT pin. The first falling edge of the SCLK after the **SYNC** going low clocks out the first leading zero on the DOUT pin. The DOUT pin is 3-stated again a time  $t_{12}$  after the **SYNC** goes high. With the DIN pin the data input has to be set up a time  $t_7$  before the SCLK rising edge as the part samples the input data on the SCLK rising edge in this case. If resetting the interface is required, the **SYNC** must be taken high and then low.




Figure 37. SPI/QSPI Mode 2 Timing Diagram for Read/Write Operation with DIN Input, DOUT Output and SYNC Input

### **CONFIGURING THE AD7858/AD7858L**

The AD7858/AD7858L contains fourteen on-chip registers which can be accessed via the serial interface. In the majority of applications it will not be necessary to access all of these registers. Here the CLKIN signal is applied directly after power-on, the CLKIN signal must be present to allow the part to perform a calibration. This automatic calibration will be completed approximately 150 ms after power-on.

For accessing the on-chip registers it is necessary to write to the part. To change the channel from the default channel setting the user will be required to write to the part. To enable Serial Interface Mode 1 the user must also write to the part. Figure 38 and 39 outline flowcharts of how to configure the AD7858/ AD7858L Serial Interface Modes 1 and 2 respectively. The continuous loops on all diagrams indicate the sequence for more than one conversion. The options of using a hardware (pulsing the  $\overline{\text{CONVST}}$  pin) or software (setting the CONVST bit to 1) conversion start, and reading/writing during or after conversion are shown in Figures 38 and 39. If the  $\overline{\text{CONVST}}$  pin is never used then it should be tied to  $DV_{DD}$  permanently. Where reference is made to the BUSY bit equal to a Logic 0, to indicate the end of conversion, the user in this case would poll the BUSY bit in the status register.

### Interface Mode 1 Configuration

Figure 38 shows the flowchart for configuring the part in Interface Mode 1. This mode of operation can only enabled by writing to the control register and setting the 2/3 MODE bit. Reading and writing cannot take place simultaneously in this mode as the DIN pin is used for both reading and writing.




Figure 38. Flowchart for Setting Up, Reading, and Writing in Interface Mode 1

### **Interface Mode 2 Configuration**

Figure 39 shows the flowchart for configuring the part in Interface Mode 2. In this case the read and write operations take place simultaneously via the serial port. Writing all 0s ensures that no valid data is written to any of the registers. When using the software conversion start and transferring data during conversion Note 1 must be obeyed.





Figure 39. Flowchart for Setting Up, Reading, and Writing in Interface Modes 2 and 3

### MICROPROCESSOR INTERFACING


In many applications, the user may not require the facility of writing to most of the on-chip registers. The only writing necessary is to set the input channel configuration. After this the  $\overline{\text{CONVST}}$  is applied, a conversion is performed and the result may be read using the SCLK to clock out the data from the output register on to the DOUT pin. At the same time a write operation occurs and this may consist of all 0s where no data is written to the part or may set a different input channel configuration for the next conversion. The SCLK may be connected to the CLKIN pin if the user does not want to have to provide separate serial and master clocks. With this arrangement the SYNC signal must be low for 16 SCLK cycles for the read and write operations.



### Figure 40. Simplified Interface Diagram

### AD7858/AD7858L to 8XC51 Interface

Figure 41 shows the AD7858/AD7858L interface to the 8XC51. The 8XL51 is for interfacing to the AD7858/AD7858L when the supply is at 3 V. The 8XC51 only run at 5 V. The 8XC51 is in Mode 0 operation. This is a two-wire interface consisting of the SCLK and the DIN which acts as a bidirectional line. The  $\overline{SYNC}$  is tied low. The BUSY line can be used to give an interrupt driven system but this would not normally be the case with the 8XC51. For the 8XC51 12 MHz version the serial clock will run at a maximum of 1 MHz so the serial interface of the AD7858/AD7858L will only be running at 1 MHz. The CLKIN signal must be provided separately to the AD7858/ AD7858L from a port line on the 8XC51 or from a source other than the 8XC51. Here the SCLK cannot be tied to the CLKIN as the SYNC is tied low permanently. The CONVST signal can be provided from an external timer or conversion can be started in software if required. The sequence of events would typically be writing to the control register via the DIN line setting a conversion start and the 2 wire interface mode (this would be performed in two 8-bit writes), wait for the conversion to be finished (4.6 µs with 4 MHz CLKIN), read the conversion result data on the DIN line (this would be performed in two 8-bits reads), and repeat the sequence. The maximum serial frequency will be determined by the data access and hold times of the 8XC51 and the AD7858/AD7858L.




### Figure 41. 8XC51/PIC16C42 Interface

AD7858/AD7858L to 68HC11/16/L11/PIC16C42 Interface Figure 42 shows the AD7858/AD7858L SPI/QSPI interface to the 68HC11/16/L11/PIC16C42. The 68L11 is for interfacing to the AD7858/AD7858L when the supply is 3 V. The AD7858/ AD7858L is in Interface Mode 2. The SYNC line is not used and is tied to DGND. The  $\mu$ Controller is configured as the master, by setting the MSTR bit in the SPCR to 1, and provides the serial clock on the SCK pin. For all the  $\mu$ Controllers the CPOL bit is set to 1 and for the 68HC11/16/L11 the CPHA bit is set to 1. The CLKIN and CONVST signals can be supplied from the  $\mu$ Controller or from separate sources. The BUSY signal can be used as an interrupt to tell the  $\mu$ Controller when the conversion is finished, then the reading and writing can take place. If required the reading and writing can take place during conversion and there will be no need for the BUSY signal in this case.

For the 68HC16 the word length should be set to 16 bits, and the  $\overline{SS}$  line should be tied to the  $\overline{SYNC}$  pin for the QSPI interface. The micro-sequencer and RAM associated with the 68HC16 QSPI port can be used to perform a number of read and write operations, and store the conversion results in memory, independent of the CPU. This is especially useful when reading the conversion results from all eight channels consecutively. The command section of the QSPI port RAM would be programmed to perform a conversion on one channel, read the conversion result, perform a conversion on the next channel, read the conversion result, and so on until all eight conversion results are stored into the QSPI RAM.


A typical sequence of events would be writing to the control register via the DIN line setting a conversion start and at the same time reading data from the previous conversion on the DOUT line (both the read and write operations would each be two 8-bit operations, one 16-bit operation for the 68HC16), wait for the conversion to be finished (= 4.6  $\mu$ s for AD7858 with 4 MHz CLKIN), and then repeat the sequence. The maximum serial frequency will be determined by the data access and hold times of the  $\mu$ Controllers and the AD7858/AD7858L.



#### Figure 42. 68HC11 and 68HC16 Interface

### AD7858/AD7858L to ADSP-21xx Interface

Figure 43 shows the AD7858/AD7858L interface to the ADSP-21xx. The ADSP-21xx is the master and the AD7858/AD7858L is the slave. The AD7858/AD7858L is in Interface Mode 2. For the ADSP-21xx the bits in the serial port control register should be set up as TFSR = RFSR = 1 (need a frame sync for every transfer), SLEN = 15 (16-bit word length), TFSW = RFSW = 1 (alternate framing mode for transmit and receive operations), INVRFS = INVTFS = 1 (active low RFS and TFS), IRFS = 0, ITFS = 1 (External RFS and internal TFS), and ISCLK = 1 (internal serial clock). The CLKIN and CONVST signals can be supplied from the ADSP-21xx or from an external source. The serial clock from the ADSP-21xx must be inverted before the SCLK pin of the AD7858/AD7858L. This SCLK could also be used to drive the CLKIN input of the AD7858/AD7858L. The BUSY signal indicates when the conversion is finished and may not be required. The data access and hold times of the ADSP-21xx and the AD7858/AD7858L allow for a serial clock of 4 MHz/1.8 MHz at 5 V and 3.3 MHz/1.8 MHz at 3 V supplies.





AD7858/AD7858L to DSP56000/1/2/L002 Interface Figure 44 shows the AD7858/AD7858L to DSP56000/1/2/L002 interface. Here the DSP5600x is the master and the AD7858 is the slave. The AD7858/AD7858L is in Interface Mode 2. The DSP56L002 is used when the AD7858/AD7858L is being operated at 3 V. The setting of the bits in the registers of the DSP5600x would be for synchronous operation (SYN = 1), internal frame sync (SCD2 = 1), gated internal clock (GCK = 1, SCKD = 1), 16-bit word length (WL1 = 1, WL0 = 0). Since a gated clock is used here the SCLK cannot be tied to the CLKIN of the AD7858/AD7858L. Again the data access and hold times of the DSP5600x and the AD7858/AD7858L allows for a SCLK of 4 MHz/1.8 MHz.




Figure 44. DSP56000/1/2 Interface

### APPLICATION HINTS

### Grounding and Layout

The analog and digital supplies to the AD7858/AD7858L are independent and separately pinned out to minimize coupling between the analog and digital sections of the device. The part has very good immunity to noise on the power supplies as can be seen by the PSRR vs. Frequency graph. However, care should still be taken with regard to grounding and layout.

The printed circuit board that houses the AD7858/AD7858L should be designed such that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be separated easily. A minimum etch technique is generally best for ground planes as it gives the best shielding. Digital and analog ground planes should only be joined in one place. If the AD7858/AD7858L is the only device requiring an AGND to DGND connection, then the ground planes should be connected at the AGND and DGND pins of the AD7858/AD7858L. If the AD7858/AD7858L is in a system where multiple devices require AGND to DGND connections, the connection should still be made at one point only, a star ground point which should be established as close as possible to the AD7858/AD7858L.

Avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD7858/AD7858L to avoid noise coupling. The power supply lines to the AD7858/AD7858L should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals like clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the board. A microstrip technique is by far the best but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes while signals are placed on the solder side.

Good decoupling is also important. All analog supplies should be decoupled with 10  $\mu$ F tantalum in parallel with 0.1  $\mu$ F capacitors to AGND. All digital supplies should have a 0.1  $\mu$ F disc ceramic capacitor to AGND. To achieve the best from these decoupling components, they must be placed as close as possible to the device, ideally right up against the device. In systems where a common supply voltage is used to drive both the AV<sub>DD</sub> and DV<sub>DD</sub> of the AD7858/AD7858L, it is recommended that the system's AV<sub>DD</sub> supply be used. In this case there should be a 10  $\Omega$  resistor between the AV<sub>DD</sub> pin and DV<sub>DD</sub> pin. This supply should have the recommended analog supply decoupling capacitors between the AV<sub>DD</sub> pin of the AD7858/AD7858L and AGND and the recommended digital supply decoupling capacitor between the DV<sub>DD</sub> pin of the AD7858/AD7858L and DGND.

### Evaluating the AD7858/AD7858L Performance

The recommended layout for the AD7858/AD7858L is outlined in the evaluation board for the AD7858/AD7858L. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from the PC via the EVAL-CONTROL BOARD. The EVAL-CONTROL BOARD can be used in conjunction with the AD7858/AD7858L Evaluation board, as well as many other Analog Devices evaluation boards ending in the CB designator, to demonstrate/evaluate the ac and dc performance of the AD7858/AD7858L.

The software allows the user to perform ac (fast Fourier transform) and dc (histogram of codes) tests on the AD7858/ AD7858L. It also gives full access to all the AD7858/AD7858L on-chip registers allowing for various calibration and powerdown options to be programmed.

### AD785x Family

All parts are 12 bits, 200 kSPS, 3.0 V to 5.5 V.

AD7853 - Single Channel Serial

AD7854 - Single Channel Parallel

AD7858 - Eight Channel Serial

AD7859 - Eight Channel Parallel

### PAGE INDEX

Topic	Page No.
FEATURES	1
GENERAL DESCRIPTION	1
PRODUCT HIGHLIGHTS	1
SPECIFICATIONS	2
TIMING CHARACTERISTICS	4
TYPICAL TIMING DIAGRAMS	5
ABSOLUTE MAXIMUM RATINGS	6
ORDERING GUIDE	
TERMINOLOGY	
Integral Nonlinearity	7
Differential Nonlinearity	7
Total Unadjusted Error	7
Unipolar Offset Error	7
Positive Full-Scale Error	7
Channel-to-Channel Isolation	7
Track/Hold Acquisition Time	7
Signal to (Noise + Distortion) Ratio	7
Total Harmonic Distortion	7
Peak Harmonic or Spurious Noise	7
Intermodulation Distortion	7
AD7858/AD7858L PIN FUNCTION DESCRIPTIO	N8
AD7858/AD7858L ON-CHIP REGISTERS	
Addressing the On-Chip Registers	9
CONTROL REGISTER	10
STATUS REGISTER	12
CALIBRATION REGISTERS	13
Addressing the Calibration Registers	13
Writing to/Reading from the Calibration Registers .	13
Adjusting the Offset Calibration Registers	14
Adjusting the Gain Calibration Register	14
CIRCUIT INFORMATION	15
CONVERTER DETAILS	15
TYPICAL CONNECTION DIAGRAM	15
ANALOG INPUT	16
Acquisition Time	16
DC/AC Applications	16
Input Range	17
Transfer Function	17
REFERENCE SECTION	17
AD7858/AD7858L PERFORMANCE CURVES	18
POWER-DOWN OPTIONS	19
POWER-UP-DOWN SEQUENCE	20
Writing to AD7858/AD7858L	20


Using Full and Partial Power-Down Combination20
Full Power-Down or Partial Power-Down
CALIBRATION SECTION
Calibration Overview
Automatic Calibration on Power-On22
Self-Calibration Description
Self-Calibration Timing
System-Calibration Description
System Gain and Offset Interaction23
System-Calibration Timing24
SERIAL INTERFACE SUMMARY25
Resetting The Serial Interface
DETAILED TIMING SECTION
Mode 1 (2-Wire 8051 Interface)
Mode 2 (3-Wire SPI/QSPI Interface)
CONFIGURING THE AD7858/AD7858L
Interface Mode 1 Configuration
Interface Mode 2 Configuration
MICROPROCESSOR INTERFACING
AD7858/AD7858L-8XC51 Interface
AD7858/AD7858L-68HC11/16/L11/PIC16C64
Interface
AD7858/AD7858L-ADSP-21XX Interface
AD7858/AD7858L-DSP56000/1/2/L002 Interface31
APPLICATION HINTS
Grounding and Layout
Evaluating the AD7858/AD7858L Performance32
INDEX
OUTLINE DIMENSIONS

### TABLE INDEX


Table	Page No.
Table I. Write Register Addressing	9
Table II. Read Register Addressing	9
Table III. Channel Selection	11
Table IV. Calibration Selection	11
Table V. Calibration Register Addressing	13
Table VI. Power Management Options	19
Table VII. Power-Up Times	19
Table VIII. Recommended Power-Down Modes for	
Lowest I <sub>DD</sub>	20
Table IX. Calibration Times (AD7858 with 4 MHz	
CLKIN)	22
Table X. SCLK Active Edges	25
Table XI. Interface Mode Description	25


#### **OUTLINE DIMENSIONS**


Dimensions shown in inches and (mm).



24-Lead Small Outline Package (R-24)







C2025-6-4/95